 |
|
|
 |
|
|
 |
|
|
|
Rabbit RIO - Dynamic Peripheral Chip The Rabbit
RIO™ (Rabbit I/O) is a versatile programmable I/O chip, featuring I/O expansion
and specialty features compatible with any processor that has an
available clocked serial port.
RIO can be controlled through a parallel
interface, SPI, as well as the RabbitNet expansion protocol.
Multiple
communication interfaces ensure the RIO can be a part of a wide variety of
Rabbit and non-Rabbit systems.
Selection of the communication mode
occurs during power up. In parallel mode, the RIO communicates using an 8-bit
data, 5-bit address bus. In serial mode, the parallel data lines are freed to
be used as general purpose I/O.
Grouped into 8 channels of 4 ports,
each channel can be separately configured to several specialty features,
including PWM (pulse width modulation), PPM (pulse position modulation), event
counters, quadrature encoders, and input capture. The main clock can be used
directly by each channel, or prescaled down to a lower frequency if desired.
There is no programming necessary to use the RIO. The configuration of
the RIO is accomplished by simply writing data to the configuration registers
on start time.
As the RIO is part of the Rabbit Semiconductor®
family of devices, Dynamic C® library and sample programs are available to
quickly integrate the RIO into Rabbit® systems.
Additionally, ANSI C
and assembly level sample programs are available to assist integrating the RIO
into any programming environment.
Features
- Up to 40 MHz clock
- Multiple communication interfaces including SPI,
parallel, and RabbitNet
- 8 independent functional channels with 4 ports each
- Each functional channel can be configured as:
- Bi-directional I/O
- PWM or PPM outputs
- TRIAC signal generators
- Input capture (pulse length and frequency)
- Counter (event or timers)
- Quadrature decode peripheral
- Up to 38 digital I/O lines
- Global or channel sync input to coordinate outputs
- Interrupt request pin
- 3.0 - 3.6 V (5V I/O tolerent)
- 64-pin TQFP (10mm x 10mm)
- RoHS compliant
Design Advantages
- Simple add-on chip to add I/O and specialty features to
an existing design
- Compatible with any processor design that has an
available clocked serial port
- Multiple chips can be used together to develop mega I/O
applications
- PWM and quadrature decoders well suited for motion
control
- Perfect chip to add functionality without costly
processor platform changes
|
|
Larger Image
Rabbit RIO
Brochure
|
|
|
)
